(12)

EUROPEAN PATENT APPLICATION published in accordance with Art. 158(3) EPC

- (43) Date of publication: 14.12.2005 Bulletin 2005/50
- (21) Application number: 04720727.9
- (22) Date of filing: 15.03.2004


- (51) Int Ct7: H01L 33/00. H01S 5/022
- (86) International application number: PCT/JP2004/003443
- (87) International publication number: WO 2004/084319 (30.09,2004 Gazette 2004/40)
- (84) Designated Contracting States:
 AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
 HU IE IT LI LU MC NL PL PT RO SE SI SK TR
 Designated Extension States:
 AL LT LV MK
- (30) Priority: 18.03,2003 JP 2003074036
- (71) Applicant: Sumitomo Electric Industries, Ltd. Osaka-shi, Osaka 541-0041 (JP)
- (72) Inventors:
 ISHIDU, Sadamu, c/o Itami Works
 Itami-shi, Hyogo 6640016 (JP)


- HIGAKI, Kenjiro, c/o Itami Works Itami-shi, Hyogo 6640016 (JP)
- ISHII, Takashi, c/o Itami Works
- ttami-shi, Hyogo 6640016 (JP)

 * TSUZUKI, Yasushi, c/o Itami Works
 Itami-shi, Hyogo 6640016 (JP)
- (74) Representative: Cross, Rupert Edward Blount Boult Wade Tennant Veruiam Gardens 70 Gray's Inn Road GB-London WC1X 8BT (GB)
- (54) LIGHT EMITTING ELEMENT MOUNTING MEMBER, AND SEMICONDUCTOR DEVICE USING THE SAME
- (57) The object of the present invention is to provide a light-emitting element mounting member and a semiconductor device using the same that is easy to process and that allows adequate heat dissipation.

A light-emitting element mounting member 200 includes: a substrate 2 including an element mounting surface 2a mounting a semiconductor light-emitting element 1 and first and second conductive regions 21, 22 disposed on the element mounting surface 2a and connected to the semiconductor light-emitting element 1; a reflective member 6 including a reflective surface 8 dedefining an internal space 60 for housing the semiconductor light-emitting element 1 and containing a metal disposed on the element mounting surface 1s; are an emetal layer 13 disposed on the reflective surface 6s. The reflective surface 6s is sloped relative to the element mounting surface 2s so that a diameter of the internal space 6b is greater away from the element mounting surface 2s.







Description

Technical Field

[0001] The present invention relates to a light-emitting element mounting member and a semiconductor device using the same. More specifically, the present invention relates to a light-emitting mounting element for mounting a light-emitting dock, a semiconductor laser, or the like and a semiconductor device using the same.

Background Art

[0002] An example of a conventional member for mounting semiconductor light-emitting elements is described in Japanose Laid-Open Patent Publication Number 2002-232017.

[0003] In the semiconductor mounting member described in this publication, a substrate and a ceramic window frame surrounding a light-emitting element is formed from a ceramic having as its main component eluminum exide, aluminum mittels, or the like.

[0004] With the increase in output in light-emitting elements in recent years, there has also been an increase in heat generated by semiconductor light-emitting elements. When a ceramic having eleminum oxide as its main component (hereinalter referred to also as alumina) is used in the substrate and the window frame, edequate heat dissipation is not possible, leading to increased temperature.

[0005] Furthermore, if aluminum nitride, which has high thermal conductivity, is used, the raw material is more expensive and harder to process than alumina. Furthermore, if a metallized layer is formed on the surface, a metallized having layer having W or Mo must generally be formed first. In such cases, a method is used in which a metal pasis heaving W or Mo as its main component is first applied to a green sheet and then this is fired together with the main aluminum ribride ceramic unit (co-fred metallizing). With this method, however, thermal deformation and the like lake place during firing, making it difficult to precisely form a metallized layer with a fine pattern, e.g., of less than 100 microns.

Disclosure of Invention

[0006] The object of the present invention is to overcome the problems described above and to provide a lightemitting element mounting member and semiconductor device that uses the same that has high thermal conductivity and that is easy to process.

[0007] The present inventors performed various investigations regarding light-emitting element mounting members that adequately dissipate heat generated by sembonductor light-emitting elements and that are easy to process. As a result, it was found that preferable characteristics can be obtained by using a mounting member with high thermal conductivity by including metal in a reflective member.

[0008] In order to achieve the object described above, a light-emitting element mounting member according to the present invertion includes: a substrate including an element mounting surface mounting a semiconductor light-emitting element and first and second conductive regions disposed on the element mounting surface and connected to the semiconductor light-emitting element; are effective member including a reflective surface and on the element mounting surface; and a material space for housing the semiconductor light-emitting element; are effective surface and an ental disposed on the element mounting surface; and a matel aleyer disposed on the reflective surface. The reflective surface is along relative to the element mounting surface.

[0009] In a light-emitting element mounting member formed in this manner, the substrate serves as a high thermal conductivity member, thus allowing adequate dissipation of the heat generated by the semiconductor light-emitting element. Furthermore, since the reflective member contains metal, processing is made easier compared to a structure in which the reflective member is formed from ceramic. This makes it possible to provide a light-emitting element mounting member that is easier to process.

[0010] Also, since the reflective member contains metal, the bond with the metal layer disposed on the reflective surface of the reflective member improves. As a result, a light-emitting element mounting member that is easy to produce can be provided.

[0011]. It would be proferable for the light-emitting element mounting member to further include a bonding layer bonding the element mounting surface and the reflective member. A heat resistance temperature of the bonding layer is at least 300 deg C. The bonding layer melts at a temperature of no more than 700 deg C and bonds the element mounting surface and the reflective member. In this case, since the bonding layer has a heat resistance temperature of at least 300 deg C, the bonding layer can prevent peeling of the substrate and the reflective member and is practical even if the temperature when the semiconduct light-emitting element is mounted on the light-emitting element mounting member is 250 - 500 deg C. Thus, a highly related light-emitting element mounting member are a bot abstract.

more, since the bonding temperature is no more than 700 deg C, if metallized patterns formed from Au. Ag or Al or

3

the like are formed on the surface of the substrate, degradation of the metallized patterns can be prevented. Since the heat resistance temperature of these metallized patterns are generally no more than 700 deg C, the bonding can be performed without degradation of the metallized patterns by bonding at a temperature of an ometo tean 700 deg.

[0012] More proferably, the substrate is insulative, text and second through-holes are formed on the substrate, the first conductor region is formed at the first through-hole, and the second conductor region is formed at the second through-hole. In this case, since the first and second conductor regions extend from the surface of the substrate on which the element mounting surface is formed to the opposite surface. We electrical power can be supplied to the first and second conductor regions from the opposite surface. We preferably, an infinitum formation dimension of metal film patterns of the first and/or the second conductor region is at least 5 microns and less than 100 microns. As a result, if light-emitting elements can be mounted using the thip-hip method. More proferably, the dimension is less than 50 microns. The minimum formation dimension of patterns here refers to the minimum widths, minimum distances between

patterns, and the fike in the metallized patterns.

[0013] A semiconductor device according to the present invention includes a light-emitting element mounting member as described in any of the above, and a semiconductor light-emitting element includes a main surface facing the element mounting surface and the object of the above, and a semiconductor light-emitting element includes a main surface facing the element mounting surface and the substrator includes a bottom surface by surface and the substrator includes a bottom surface by surface and the substrator includes a bottom surface to the element mounting surface and a distance I along a direction of a long side of the surface and the surface and the surface and a surface I along a direction of a long side of the surface and a distance I along a direction of a long side of the surface and a distance I along a direction of a long side of the surface and a distance I along a direction of a long side of the surface and a distance I along a direction of a long side of the surface and a distance I along a direction of a long side of the surface and a distance I along a direction of a long side of the surface and a distance I along a direction of a long side of the surface and a distance I along a direction of a long side of the surface and a distance I along a direction of a long side of the surface and a distance I along a direction of a long side of the surface and a distance I along a direction of a long side of the surface and a distance I along a direction of the surface and a distance I along a direction side of the surface and a distance I along a direction of the surface and a distance I along a direction of the surface and a distance I along a direction of the surface and a distance I along a direction of the surface and a distance I along a direction of the surface and a distance I along a direction of the surface and a distance I along a direction of the surface and a distance I along a direction of the surface and a distance I along a direction of th

[0014] In this case, since the ratio HA, between the long-side length L and the distance H from the bottom surface to the element mounting surface is optimized, a semiconductor device with high heat dissipation can be obtained. If the ratio HL between the long-side length L and the distance H from the bottom surface to the element mounting surface is less than 0.5, the distance H from the bottom surface to the element mounting surface becomes too small relative to the long-side length, L preventing adequate heat dissipation.

main surface of the semiconductor light-emitting element is at least 0.3.

[0015] It would be preferable for an electrode to be disposed on the main surface side of the semiconductor lightsemitting element and electrically connected to the first and/or the second conductor region. In this case, since the
electrode is disposed on the main surface side and the electrode is directly connected electrically to the first and/or
the second conductor region, the heat generated by the light-emission layer, which is the section of the semiconductor
light-emitting element that despecially generates heat, its transmitted directly to the substrate by way of the electricate
are result, the heat generated by the light-emission layer is efficiently dissipated to the substrate, providing a lightorniting olement mounting member with superior cooling properties. It would also be preferrible for the main such

to have an area of at least 1 mm².

Brief Description of the Drawings

35 [0016]

ΔO

de

50

Fig. 1 shows cross-section drawings of a light-emitting element according to a first embodiment of the present invention and a cross-section drawing of a senionoductor device using the same. Fig. 14 is a cross-section drawing of a semiconductor device according to one aspect. Fig. 18 is a cross-section drawing of a semiconductor device according to another aspect.

Fig. 2 is a perspective drawing of a light-emitting element mounting member and semiconductor device shown in

Fig. 3A is a perspective drawing of the semiconductor light-emitting element shown in Fig. 1. Fig. 3B shows sample outlines shapes of a main surface of the element.

Fig. 4 is a flowchart for the purpose of describing a mathod for making the semiconductor device shown in Fig. 1. Fig. 5 is a cross-section drawing showing a first step of the method for making the semiconductor device shown in Fig. 1 through Fig. 3.

Fig. 6 is a cross-section drawing showing a second step of the method for making the semiconductor device shown in Fig. 1 through Fig. 3.

Fig. 7 is a plan drawing of a substrate as seen from the direction indicated by the arrow VII in Fig. 6.

Fig. 8 is a cross-section drawing showing a third step of the method for making the semiconductor device shown in Fig. 1 through Fig. 3.

Fig. 9 is a cross-section drawing showing a fourth step of the method for making the semiconductor device shown in Fig. 1 through Fig. 3.

Fig. 10 is a cross-section drawing showing a lifth step of the method for making the semiconductor device shown in Fig. 1 through Fig. 3.

Fig. 11 is a cross-section drawing showing a sixth step of the method for making the semiconductor device shown in Fig. 1 through Fig. 3.

- Fig. 12 is a cross-section drawing showing a seventh step of the method for making the semiconductor device shown in Fig. 1 through Fig. 3.
- Fig. 13 is a cross-section drawing of a light-emitting element mounting member and semiconductor device using the same according to a second embodiment of the present invention.

Best Mode for Carrying Out the invention

[0017] The embodiments of the present invention will be described, with references to the figures. In the embodiments below, identical or similar elements will be assigned like numerals and overlapping descriptions will be omitted.

(First embodiment)

[9018] Fig. 1 is a cross-section drawing of a light-emitting element mounting member according to a first embodiment of the present invention and a semiconductor device using the same. Fig. 1A is a cross-section drawing of a semiconductor device according to one aspect. Fig. 18 is a cross-section drawing of a semiconductor device according to another aspect. Fig. 2 is a perspective drawing of the semiconductor device shown in Fig. 1A. Fig. 3 is a perspective drawing of the semiconductor light-emilling element shown in Fig. 1A. As shown in Fig. 1A. Fig. 2, and Fig. 3, a semiconductor device 100 according to the first embodiment of the present invention includes: a light-emitting element mounting member 200; and a semiconductor light-emitting element 1 mounted on an element mounting surface 2a. The semiconductor light-emitting element 1 includes a main surface 1a facing the element mounting surface 2a, in this example, the main surface 1a is formed as a rectangle including a longer first side 11 and a shorter second side 12. A substrate 2 includes a bottom surface 2b opposite from the element mounting surface 2a. A distance H from the bottom surface 2b to the element mountling surface 2a and a length t, of the first side 11 have a ratio H/L of at least 0.3. [9019] The light-emitting element mounting member 200 includes the substrate 2 and a reflective surface 6a and is equipped with a reflective member 6 and a metal layer 13. The substrate 2 includes: the mounting surface 2a for mounting a semiconductor light-emitting element 1; and first and second conductor regions 21, 22 disposed on the element mounting surface 2e and connected to the semiconductor light-emitting element 1. The reflective surface 6a defines an inner space 6b which houses the semiconductor light-emitting element 1. The reflective member 6 is disposed on the element mounting surface 2a and contains metal. The metal layer 13 is disposed on the reflective surface 6a. The reflective surface 6a is sloped relative to the element mounting surface 2a so that the diameter of the inner space 6b is larger away from the element mounting surface 2a.

[0020] The light-emitting element 200 is lurther equipped with a bonding layer 9 that joins the element mounting surface 2a and the reflective member 6. The bonding layer 9 has a temperature rating of at least 300 dag C, and the bonding layer 9 miles at a temperature of no more than 700 dag C to bond the element mounting surface 2a and the reflective member 6.

[0021] The substrate 2 is insulative and is formed with first and second through-holes 2h, 2l. The first conductor region 21 is disposed on the second conductor region 22 is disposed on the second chrough-hole 2l, 'Also, as described above, in the semiconductor device, the minimum pattern width and the minimum distance between patterns for ine metal lim formed on the element mounting surface at the first endor second conductor regions 21, 22 are kept within the range of at least 5 minions and less than 10 mitrons. This allows flip-in light-emitting elements and the like to be mounted. A range of at least 5 microns and less than 50 microns is preferable. In particular, smaller distances are preferable between patterns in the first and second conductor regions 21, 22 as long as bed connections are avoided. The reason for this is that reflection efficiency improves when a larger area is metallized. At less than 55 microns, bed connections tend to form.

[0022] Electrode layers 1b and 1 are disposed on the main surface 1a of the semiconductor light-emitting element 1 and are connected to the first and second conductor regions 21, 22. The area of the main surface 1a is at least 1 mm².

[0023] The substrate 2 is electrically insulative and formed from a material with good heat conductivy. The material can be selected based on the usage environment. For example, the material can be ceramics having as the main component aluminoum native (AlpX), sicion intride (SlsA), all animalium or xolice (AlpX), beron intride (SlsA), all control (SlsA), and similar of SlsA), and similar of SlsA), and similar of SlsA), and similar of the above can be used.

[0024] The substrate 2 acts as a heat sink that dissipetes heat. Thus, higher heat conduction is preferable, and a heat conduction rate of at least 170 W/m·· K would be preferable, with a rate of at least 170 W/m·· K being more preferable. If a periodic table group III-V compound semiconductor light-emitting element or a group II-IV compound semiconductor light-emitting element to a group II-IV compound semiconductor light-emitting element is to be used for the semiconductor light-emitting element 1, it would be preferable for the thermal expansion coefficient (linear expansibly) to be at least 3.0 x 10 9/K and no more than 10 x 10 9/K in order to match the thermal expansion coefficient of the light-emitting element.

[0025] Au films 3a, 3b, 3 are formed on the element mounting surface 2a. The Au film 3 serves to improve the bond

between the bonding layer 9 and the substrate 2. For this reason, the Au lifth 3 is formed from a material that improves the bond between the bonding layer 9 and the substrate 2. The Au lifth 3 is used alone, in this embodiment, hidden alone of the substrate 2, and Au-Ge is used for the bonding layer 9. If the material used in the bonding layer is changed, then it would be possible to form the Au filth 3, 3a, 3b as layers having aluminum as the main component or silter as the main component or silter as the main component. The Au filths 3, 3a, 3b are formed by plating, apport decopible to the plating aluminum as the control of the like. It would also be possible to interpose an intermediate layer to improve the bond, e.g., a titanium layer or a clatinum layer, between the Au filths 3, 3a, 3b are for mounting surface 2a.

[0026] Examples of intermediate layers disposed between the element mounting surface 2s and the Auf films 3, 3s, 5s include Ny, Ni-Cr, Ni-P, Ni-B, and NiCo. These can be tomed by plating, waper deposition, or the like. If very proposed proposition is to be performed, materials such as Ti, V, Cr, Ni, NiCr alloy, Zr, Nb, Ts can be used. It would also be possible to stack plated layers sardfor vapor deposition layers. It would be preferable for the thickness of the intermediate layer to be at least 0.0 rtm and no more than 5 mm, and more preferably at least 0.1 rtm and no more than 1 mm. [0027] In this example, it would also be possible to form an intermediate layer, e.g., formed from a TVP1 layered film, between the substrate 2 and the Auf lims 3, sp. 5b. The film containing Ti in this elected film sorations as a bonding layer

between his substrate 2 end the Au films 3, 9a, 5b. The film containing Tin this clacked film serves as a bonding layer to improve bonding with the substrate 2 and is formed so that it comes into contact with the upper surface of the substrate 2. The material for the bonding layer does not need to be titanium and can be, for example, valendium (V), chrome (CP), ricklet-hornom alky (MICP), ziccolum (ZP), ricklum (Rb), stratum (Rb), or a compound of thereof.

[0028] Also, the platinum (Pt) film in the TVPt stacked film is a diffusion berrier layer and is formed on the upper surface of the Triffic. The material does not need to be platinum (Pt), and can be palledium (Pd), nickel-chrome alloy (NICh nickel INI), molybdepum (Not), consert (Ou), or the kind.

10029 The TuPt stacked film and the Au films described above are collectively referred to as a metallized film. The metallized film can be formed using conventional film-torming methods described above. For example, vapor deposition, sputtering, or plating can be used. The patterning of the TuPt stacked film and the Au films can be performed using metal masking, dry etching, chemical etching, or fif-off involving photolithography. These methods are suitable when forming film petaterns restricted to less than 100 micronos or less than 50 microns.

[0030] It would be preferable for the thickness of the littenium (TI) film in the TiP1 stackod film to be at least 0.01 mm and no more than 1.0 mm, and the thickness of the plathnum (Pi) film to be at least 0.01 mm and no more than 1.5 mm. [0031] The thickness of the substrate 2, i.e., the distance H from the bottom surface 2b to the element mounting surface 2a, can be set up according to the dimensions of the semiconductor element 1, but, as an example, the distance H can be set to at least 0.3 mm and no more than 1.0 mm.

[0032] The semiconductor light-emitting element 1 is disposed so that it comes into contact with the Au lifers Sa, 3b. The semiconductor light-emitting element 1 can be formed from a group II-V compound semiconductor light-emitting element. The group II elements here include 2 inc (2n) and cadmium (CG). The group II elements here include 2 inc (2n) and cadmium (CG). The group II elements here include a loron (S), aluminum (AI), gaillum (Ga), and indium (III). The group VI elements include include nitrogen (N), phosphorous (P), assenic (Ne), and antimony (Sb). The group VI elements include oxygen (O), sulfur (S), selenium (Sa), and selenium (Sh), end selenium (Sh), and selenium (Sh), selenium (Sh), and selen

[0033] Through-holes 2h, 2l are formed as via holes on the substrate 2. The conductors used to fift the through-holes 2, 2l from the first and second conductor regions 21, 22. The main component for the conductor (us fill) is preferably a metal with a high melting point, particularly tangsten (Wp or molybodnum (Mn). It would also be possible to further include a transitional metal such as ittanium (Ti) or a glass component or substrate material (e.g., aluminum nitrido (Alfil)). Also, the through-holes 2h, 2l do not need to be filled with conductor if the inner surfaces thereof are metallized by plating or the like.

[0034] The surface roughness of the element mounting surface 2a is preferably no more than 1 micron Ra and more is preferably no more than 0.1 micron Ra. That filteres is preferably no more than 5 microns and more preferably 1 micron. If the Ra exceeds 1 micron or the flatness exceeds 5 microns, gaps tend to form between the semiconductor light-emitting element 1 and the substrate 2 during bonding, leading to reduced cooling of the semiconductor light-emitting element. Surface roughness Ra and the flatness are defined according to JIS standards (JIS 20001 and JIS 20001 and JIS 20001).

[0035] The compound semiconductors described above are examples of materials for the semiconductor light-omiting element of the present invention, but it would also be possible to stack these layers or butles on a substrate use as a sapphire substrate. The light-emitting section can be at either the top surface or the bottom surface. In this embediment, the light-emitting layer to it disposed on the substrate side. Since the light-emitting layer to, which lies the heat-generating section, is disposed closer to the substrate, heat dissipation for the semiconductor element can be a improved.

[0036] A metallized layer, e.g., an electrode layer and inautation layer formed from silicon oxide film (SiO₂) can be formed on the surface of the semiconductor light-emitting element 1 disposed on the substrate 2. It would be protorable for the thickness of the gold (Al) eaving set the electrode layer to be at least 0.1 microns and no more than 10 micros than 1

[0037] The semiconductor light-emitting element 1 includes: a base unit 1e formed from sapphire or the like; a semiiconductor layer 1 d in contact with the base unit 1e, a light-emitting layer 1c in contact with a section of the semiconductor layer 1d; a semiconductor layer 1g in contact with the light-emitting layer 1c; an electrode layer 1b in contact with the semiconductor layer 1g; and an electrode layer 1f in contact with the semiconductor layer 2g; and an electrode layer 1st.

[0038] The structure of the semiconductor light-emitting element 1 is not restricted to what is shown in Fig. 1A. For example, It would alse be presshed to have a structure as shown in Fig. 18 in which the electrock layer 1, it has semi-conductor layer 1d, the light-emitting layer 1c, the semiconductor layer 1g, and the electrock layer 1b are stacked. In this case, electrocks are present on both the front and back of the semiconductor light-emitting element 1, and the electrock layer 1b is connected by an Alb bonding line 71 to the Au Birn 3b. In Fig. 18, only that conscious region

is directly bonded to the semiconductor light-emitting element 1.

[0039] As shown in Fig. 9A, of the sides that form the main surface 1a, the first side 11 is the long side and the second side 12 is the short side. However, it would also be possible to have the first side 11 be the short side and the second side 12 be the long side, in this example, the main surface of the semiconductor fight-emitting element is rectangular, so the long side corresponds to the length L along the direction of the long side. The first side 11 extends roughly perpendicular to the direction in which the light-emitting layer 1c extends. The second side 12 extends roughly parallel to the light-emitting layer 1c. Also, the first side 11 and the second side 12 can be roughly the same length. If the first side 11 and the second side 12 are roughly the same length, the first side 11 is treated as the long side. Furthermore, if the main surface 1a is not rectangular, e.g., if the corners are rounded, the long side is defined based on an approximation of the main surface 1a to a rectangle. Also, while this applies to other embodiments of the present invention, if the main surface 1a is rectangular as in this example, the opposite surface will generally be roughly the same shape, but this does not need to be the case, Also, as shown in the examples of main surface shapes in Fig. 3B, the main surface can be non-rectangular. The length along the direction of the long side of the main surface of the semiconductor element of the present invention is measured from the outline of the image projected in a direction perpendicular to the main surface. Fig. 381 through Fig. 385 are examples of this, and the indicated lengths L are the lengths along the direction of the long side. For example, if the shape is a circle or a square, the length would be the diameter or one of the sides, respectively. If the shape is an ellipse, the length of the major axis is used.

[0040] In this example, the long-side length L of the semiconductor light-emitting element 1 corresponds to the length of the first side 11. It would be preferable for the ratio H/L between this length and the distance H from the bottom surface 2b to the element mounting surface 2a to be at least 0.3. It would be more preferable for the ratio H/L to be at least 4.5 and no more than 1.5. It would be even more preferable for the ratio H/L, to be at least 0.5 and no more than 1.25.

[0041] The reflective member 6 is disposed so that it surrounds the semiconductor light-emitting element 1. A material having a thermal coefficient close to the aluminum nitrido forming the substrate 2 is used. For axample, the reflective member can have a thormal expansion coefficient of at least 3 x 10°4K and no more than 7 x 10°4K. It would be preferable for the reflective member 6 to have a thormal expansion coefficient of at least 4 x 10°4 K and no more than 5 x 10°4K. Putthermore, it would be preferable in error of ease of processing to use a metal or alloy or a metal composite material. More specifically, the reflective member 6 is formed from a NI-Co-Fe alloy, with the main components being NI with a proportion of 20% by mass, Co with a proportion of 16% by mass, and Fe with a proportion of 50% by mass. [0042] The reflective surface 6a forms an angle relative to the element mounting surface 2a preferably in the range of 20 deg to 70 deg and more preferably in the range of 40 deg to 8 deg. A plating layer 7 formed from NIAU is disposed on the reflective

more preterably in the range of 40 dag to 90 dag. A plating layer 7 formed from NVAu is disposed on the reflective member 6. This plating layer is used when an Au-based soled P.(M.-Ge) is to be used for the bonding layer 9 and serves to increase the bonding strength between the bonding layer 9 and the reflective member 6. A plating layer 7 can also be disposed along the entire perimeter of the reflective member 6.

[043] A metal layer 13 is formed to over the surface of the reflective member 6. The metal layer is 13 is formed by

plating or vapor deposition and serves to let out light emitted from the semiconductor light-emitting element 1.

[0049] The reflective surface 8a defines the liner apace 6b, and the liner space 6b forms a cone shape. The circular

cone shape shown in Fig. 2 is an example. However, it would also be possible for the liner space 6b to be formed as

an angular cone shape such as a four-side cone or a triangular cone. Also, the reflective surface 6a can be formed as

a curved surface such as a parabolic surface.

[0045] Next, a method for making a semiconductor device 100 shown in Fig. 1 through Fig. 3 will be described. Fig. 4 is a flow chart illustrating the method for making its semiconductor device shown in Fig. 1. Fig. 5 through Fig. 12 are figures for the purpose of describing the method for making the semiconductor device shown in Fig. 3.

[9046] Referring to Fig. 4 through Fig. 5, a substrate is produced first (step 201). Since the tength and width of this type of substrate 2 is very small, on the octer of a few millimeters, a substrate base with length and width of approximately 50 mm is produced and the through holes 2h, 2l are formed on the substrate base and tall. The first and accordand conductive regions 21, 22 are formed on the through-holes 2h, 2l. Then, the substrate base is finely cut to a predetermined size. The size of the substrate base in this method can be, for exemple, 50 mm in width, 50 mm in length, and 0.3 mm in this.ness. The sixe of the substrate leaves in this method can be the substrate method; it, is made using a standard method.

The cuiting and splitting the substrate base to a predetermined size can, for example, be performed after bonding (step 206) or at another step.

[0047] Next, the surface of the substrate from the second step is abraded (step 202). The surface roughness of the abraded substrate surface is preferably an fla of no more then 1.0 microns and more preferably no more than 0.1 microns. The abrading can be performed using a standard method such as with a grinder, send blesting, sand paper, or other methods using abradey particles.

[9048] As shown in Fig. 4, Fig. 6, and Fig. 7, an Au film is formed using ptating or vapor deposition on the element mounting surface 2a and the bottom surface 2b of the substrate 2 (step 203). More specifically, in the case of this embodiment, for example, TVPt is first vaporized to serve as a backing layer and an Au film is vaporized on this. The vapor deposition mathod can, for example, involve photolithography, where resist film is formed on the sections of the substrate outside of the regions at which the films are to be formed, with the layers being formed on the resist film and the substrate. First, the Tiflim serving as the bonding layer is vaporized, followed by the Pt film serving as the diffusion barrier layer, and then finally the Au film, which is the electrode layer, is vaporized as the outermost layer. Then, liftoff of the resist is performed. More specifically, the resist film formed in the above step is removed along with the films from the bonding layer, the diffusion barrier layer and the electrode layer using a resist removal fluid. As a result, as shown in Fig. 6 and Fig. 7, the Au films S, Sa, 3b, 3c, 3d are formed in predetermined patterns on the substrate. The Au films 3a, 3b are formed at the central section of the substrate, and the Au film 3 is formed to surround these films. By forming the metal films using a method such as photolithography as described above, patterns with pattern dimensions of no more than 100 microns can be formed, and it would also be possible to form patterns with dimensions of no more than 50 microns. The dimensions refer to the smallest distance between patterns, the pattern widths, and the like. As a result, It is possible to mount peripheral members that require high-precision dimensions such as flip-chip semiconductor light-emitting elements.

[D049] The reflective member 6 is prepared, as shown in Fig. 4 and Fig. 8. As described above, the reflective member 6 is formed from a material with a thermal expansion coefficient close to that of aluminum nitride, e.g., an alloy with low thermal expansion formed from Ni-Co-Fe.

[0850] As shown in Fig. 4 and Fig. 9, the reflective surface 6a is formed by processing the reflective member 6 (step 204). The reflective surface 6a expands outward, forming an angle (e.g., 45 deg) relative to the widest surface of the reflective member 6.

[0051] As shown in Fig. 4 and Fig. 10, a plating layer? Is formed on the rollective member 6 (sice 265). The pleting layer? It is an NIVAL stack. Forming the plating layer? Is on entire permeter for the ordisective member 6 is acceptable. [0052] As shown in Fig. 4 and Fig. 11, the reflective member 6 and the substrate 2 are connected (step 266). The bonding layer 8 can be solder, seeling/coating glass, heat-resistant adhesive, or the like, and connects the reflective member and the substrate at empretative that does not exceed the temperature tolerance of the metalitized patterns. An example of solder is Au-Ce solder. The use of solder is preferable due to bonding strength and its Ph-free content. Examples of heat-resistant adhesives can dressive and resin adhesives. An example of solder is Ag-based solder. Examples of the metalized patterns. An example of solder is Ag-based solder. Examples of the relia adhesives include glass and coramic adhesives. Examples of the relia adhesives include glass and coramic adhesives, and its provincial polymer resists.

[0053] As shown in Fig. 4 and Fig. 12, the metal layer 13 is formed, e.g., through plating or vapor deposition (step 207). The metal layer 13 serves to let out light emitted from the semiconductor light-emitting element, and it would be preferable for the outermost layer to be formed from a material with a high reflectivity, e.g., Ag, Al or metals with these elements as main components. If the reflectivity of the reflective member 6 itself is high, the metal layer 13 can be eliminated. Also, in some cases, the metal layer 13 on the Au film 3s, 3b where the element is mounted may be eliminated in order to improve the reliability of the bond with the semiconductor element.

[0054] As shown in Fig. 4 and Fig. 1, the semiconductor tight-emitting element is mounted (stop 208). The mounting is performed in this case using a fip-chip connection, with the light-emitting layer to disposed toward the substrate 2. As a result, the heat generated by the light-emitting layer to is transferred immediately to the substrate 2, providing good heat dissipation. Examples of members used in the connection include Sh-based solder such as Sn. Au-Sn, Ag-Sn, and Pb-Sn solder, as well as bumps formed from Au or any these solders.

[0055] In the light-emitting element mounting member 200 and the semiconductor device 100 using the same according to the present invention as described above, the reflective member 6 contains metal. As a result, the metal layer 13 can be formed directly on the surface of the reflective member 6. Also, if the reflective member 6 is to be processed in the step shown in Fig. 3, the processing is made easy and production costs can be reduced.

(Second embodiment)

[0056] Fig. 13 is a cross-section drawing of a light-emitting element mounting member and a semiconductor device that uses the same according to a second embodiment of the present invention. As shown in Fig. 13, in the light-emitting element mounting member 200 according to the second embodiment of the present invention. The second embodiment of the present invention. The second embodiment of the present invention. The second embodiment of the present invention.

4a. 4b are formed on the element mounting surface 2a, and the metal films 4, 4a, 4b are formed from Ag or Al. In this case, as shown in Fig. 13, it is possible to have the metal layer 13 formed only on the reflective member 6 (0057). In this case, the same advantages are provided as those of the light-emitting element mounting member 200 and the semiconductor device 100 according to the first embodiment.

Working example

20

30

35

an

45

50

55

[0056] A detailed study into the characteristics of the bonding layer 9 bonding the substrate 2 and the reflective member 6 was performed using a working example. Referring to Fig. 1, the reflective member 8 was attached to into element mounting surface 2 or the substrate 2 formed from atminum nitride, interposed by the bonding layer 9. The reflective member 6 is an Ni-Co-Fe alloy with an Ni proportion of 29% by mass, a Co proportion of 16% by mass, and an Fe proportion of 55% by mass. Also, the dimensions of the reflective member 6 were set to 5 mm x 5 mm x 1 mm (height x width x thickness).

[0059] For the bonding layer 9, the sample 1 through the sample 8 from Table 1 were used.

Table 1

BNSCOGIO: «EP......1895924A1_1,»

Notes	0	Discoloration in Au immediately after bonding: Film thickness reduced	Re-melting of bonding layer when mounting				Adhesive layer destroyed due to impact	
		Disco	Rerme				Adhe	
Electrode metallized pattern degradation (Au film 3)	o	×	0	o	0	0	0	0
Strength	0	. 0	0	0	0	0	×	0
Heat resistance Strength	0	0	×	0	0	×	0	×
Heat resistance 1	0	0	·×	0	0	0	0	0
Bonding	360 C°	780 C°	280 C	450 C°	650 C°	130 Cc	140 C°	150 C*
Material for the bonding layer 9	Au-Ge 12%	Ag-Cu 28%	Au-Sn 20%	PbO-B2Os	Pb free	Fronxy resin	Inorganic	Epoxy + inorganic
Materi		Solder			Glass		Adhesive	
Sample No.	-	64	8	4	25	8	7	80

[0060] In Table 1, the component content percentages in the "Material for the bonding layer 9" column refer to percent by mass. These bonding layers 5 were melted at the "Bonding temperature" in Table 1 to bond the substrate 2 and the reflective member 6.

[0061] Strength, heat resistance, and deterioration of the electrode metallized patterns, were studied for the samples obtained in this manner. For strength, the strength (hinks strength) when cooled to room temperature (25 deg C) after bonding was measured. Measurements were made by applying a load to the reflective member if from the direction indicated by arrow 51 in Fig. 1 and determining the pressure when the reflective member 6 detaches from the substrate 2. Based on the results, an initial strength of at least 10 MPA was determined to be good and a circle was entered in the "Strength" column. An "X" was contend for samples with initial strengths of less than 10 MPA.

7 [0062] To ovaluate heat resistance, the bonding layer was left in an atmosphere with a temperature of 300 deg C for one minute and for 24 hours at the same temperature. The samples in which the bending layer 8 did not most again or soften and for which the drop in bending strength, as measured eccording to the method indicated in Fig. 1, was set than 10% was evaluated as good and a circle was entered in the "Heat resistance" column. The results from 800 deg C for one minute was entered in the "Heat resistance" at 6 hours was entered in the "Heat resistance" of 10% or more, an "X" was entered in the "Heat resistance 2" column. For samples with bonding strength drops of 10% or more, an "X" was entered in the "Heat resistance 2" column. For samples with bonding strength drops of 10% or more, an "X" was entered in the "Heat resistance 2" column. For samples with bonding strength drops of 10% or more, an "X" was entered in the "Heat resistance 2" column. For samples with bonding strength drops of 10% or more, an "X" was entered in the "Heat resistance 2" column. For samples with bonding strength drops of 10% or more, an "X" was entered in the "Heat resistance 2" column. For samples with bonding strength drops of 10% or more, an "X" was entered in the "Heat resistance 2" column. For samples with bonding strength drops of 10% or more, an "X" was entered in the "Heat resistance 2" column. For samples with the sample of 10% or more.

was entered in the "Heat resistance 2" column. For samples with bonding strength drops of 10% or mono, an "X" was entered in the "Heat resistance" column. The drop in bonding strength was calculated using the formula ((A1-A2)A1), where A1 is the initial strength and A2 is the strength at room temperature after being heated at 300 deg C. [0683] In this specification, "ab bonding temperature of at least 300 deg C refers to when the bonding says 9 does

not re-met to soften even after the bonding layer is kept in a 500 deg C atmosphere for 1 minute and the flas a bonding strength around 15 minutes and the flas a bonding strength around 15 minutes around 15 min

[0064] The deterioration of the electrode metallization patterns (Au films 3, 3a, 5b) was measured as well, More specifically, visual inspecifions and thickness measurements were performed on the electrode metallized patterns after the light-emitting element mounting member 200 was kept in a 300 deg C atmosphere for 24 hours. Semples in which deterioration such as discoloration during this pattern of the films 3, 3a, 5b were indicated as circles. If there was discoloration in the Au films 3, 3a, 5b of reference, and "X" was indicated. [10055] As 5 years in the semples 1.4 for 7 as The semp

[0065] As shown in Table 1, good results were obtained in the samples 1, 4, 5, 8, 7, 8. The samples 1, 4, 5 provided especially good results.

[0066] All aspects of the described embodiments present examples and are not meant to be restrictive. The scope of the present invention is indicated not in the description above but by the claims of the invention and all modifications within the scope of the claims and within the scope of equivalence to these claims are covered by the present thrention.

35 Industrial Applicability

[0067] With the present invention, a light-emitting element mounting member and a semiconductor device that uses the same that can be easily processed and that has superior heat dissipation properties can be provided.

Claims

in

50

1. A light-emitting element mounting member comprising:

a substrate including an element mounting surface mounting a semiconductor light-emitting element and first and second conductive regions disposed on eaid element mounting surface and connected to said semiconductor light-emitting element;

a reflective member including a reflective surface defining an internal space for housing said semiconductor light-emitting element and containing a metal disposed on said element mounting surface; and

a metal layer disposed on said reflective surface;

wherein said reflective surface is sloped relative to said element mounting surface so that κ diameter of said internal space is greater away from said element mounting surface.

 A light-emitting element mounting member as described in claim 1 further comprising a bonding layer bonding said element mounting surface and said reflective member wherein;

a heat resistance temperature of said bonding layer is at least 300 deg C; and

said bonding layer melts at a temperature of no more than 700 deg C and bonds said element mounting surface and said reflective member.

 A light-emitting element mounting surface as described in claim 1 or claim 2 wherein:

> said substrate is insulative; first and second through-holes are formed on said substrate; said first conductor region is formed at said first through-hole; and said second conductor region is formed at said second through-hole.

- A semiconductor device as described in claim 1 through claim 3 wherein a minimum formation dimension of metal
 film patterns of said first and/or said second conductor region is at least 5 microns and less than 100 microns.
- 15 5. A semiconductor device comprising:

a light-emitting element mounting member as described in any one of claim 1 through claim 4; and a semiconductor light-emitting element mounted on said element mounting surface;

20 wherein:

10

25


30

98

4F

said semiconductor light-emilling element includes a main surface facing said element mounting surface and said substrate includes a bottom surface positioned opposite from said element mounting surface; and a ratio H/L between a distance H from said bottom surface to said element mounting surface and a distance Laiong a direction of a long side of said main surface of said semiconductor light-emilting element is sit less! 0.3.

- A semiconductor device as described in claim 5 wherein an electrode is disposed on said main surface side of said semiconductor light-emitting element and is electrically connected to said first and/or said second conductor rogion.
- 7. A semiconductor device as described in claim 5 or claim 6 wherein said main surface has an area of at least 1 mm2.






FIG. 2




FIG. 3A




FIG. 3B1 FIG. 3B2 FIG. 3B3

FIG. 3B4 FIG. 3B5

FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8



FIG. 9



FIG. 10



FIG. 11




FIG. 12





FIG. 13



INTERNATIONAL SEARCH REPORT		International application No.		
			PCT/JP:	2004/003443
A. CLASSIFI Int.Cl	CATION OF SUBJECT MATTER H01133/00, H0155/022			
According to In	sternational Palent Classification (IPC) or to both nation	eal classification and IP	c	
B. FIRLDS S	EARCHED .			
Minimum docu Int.Cl	mentation system followed by a HOIL33/00, HOIS5/022	classification symbols)		
Jitsuyu Kokai J	Mitsuyo Shinan Koho 1971-2004 .J	broku Jitsuyo S Sitsuyo Shinan T	ninan Koho oroku Koho	1994-2004 1996-2004
Sectronic duta	buse consulted during the international search (name of	data base and, where p	acticable, search to	ams usedj
. DOCUME	NTS CONSIDERED TO BE RELEVANT		***************************************	
Category*	Citation of document, with indication, where a		ni passages	Referent to claim No.
X X	JP 2002-232017 A (Kyocera Co. 16 August, 2002 (16.08.02), Figs. 1, 2; full text (Family: none)	1,3 2,4-7		
¥	JF 11-345999 A (Matsushits Electronics Corp.), 14 December, 1999 (14.12.99), Figs. 1, 2; full text (Family: none)			1 2-7
E,X	JP 2004-134699 A (Toyoda Gosei Co., Ltd.), 30 April, 2004 (30.04.04), Figs. 5, 6; full text (Family: none)			1
X Further de	ocuments are listed in the continuation of Box C.			
	gories of cited documents:	See patient fare	•	
to be of part to be of part outlier appli filing date	efficiency the general state of the art which is not considered scular rulevance leadion or potent but poblished on or alles the international	date and not in on the principle or th "X" decement of parti-	not wan me appeal fory auderlying the in later relevance: the c	metions Bling date or priority alon but ofted to endersteed exemine Intered invention execut be lored to knyolve an inventive
special rease of document re	which may throw doubts on priority claim(s) or which is strick for publication date of smother situation or other on (as specified) eferring to an anal disclosure, use, exhibition or other means	"Y" decument of parti- considered to in- combined with on	nace is secon acco- tolar relevance; the c rolye on inventive : e or more other such	initized investion carcost be step when the document is documents, two combination
the priority	ublished prior in the international Kling date but later flam date clasmod	"&" document combe	of the sume patent is	mily
	al completion of the international search , 2004 (31.95.94)	Date of mailing of the 15 June,	international search 2004 (15.0	
Japane	gadres of the ISA/ se Patent Office	Authorized officer	***************************************	
assimile No.	(0 (second sizet) (Amory 2004)	Telephane No.		

INTERNATIONAL SEARCH REPORT

International application No. PCT/JP2004/003443

Category*	Citation of discussest, with indication, where appropriate, of the relevant pussages	Relevant to claim No I	
P,X	US 2003/0116769 Al (Samsung Electro-Mechanics Co., Ltd.) 26 June, 2003 (26.06.03), Full text: all drawings 4 JP 2003-197974 A 6 DE 102220515 A 6 KR 2003.53853 A		
A .	MO 01/45180 Al (Rohm Co., Ltd.), 21 June, 2001 (21.06.01), Full beat; all drawings, 4 DP 2001-177155 A & EP 1174930 Al 6 DB 2002/013498 Al	1-7	
A	US 2002/0105268 A1 (Patent Treuhand Gesellschaft- für elektrische Glühlampen mbH.), 08 August 2002 (08.02), Füll text; all drawings 6 FP 2002-324918 A 6 DE 10105802 A 6 EF 1231650 A	1-7	
À	JF 2003-17755 A (Nichia Chemical Industries, Itd.), 17 January, 2003 (17.01.03), Eigs. 1, 2; full text (Family: none)	1-7	
Α	TP 2003-46137 A (Matsushits Electric Industrial Co. Ltd.) 14 Pabruary, 2003 (14.02.03), Full text, all drawings (Family: none)	1-7	
		8	

20